

# Energy-Efficient Hardware for Embedded Vision and Deep Convolutional Neural Networks

Vivienne Sze

Massachusetts Institute of Technology



Contact Info

email: [sze@mit.edu](mailto:sze@mit.edu)


website: [www.rle.mit.edu/eems](http://www.rle.mit.edu/eems)

# Video is the Biggest Big Data

Over 70% of today's Internet traffic is video

Over 300 hours of video uploaded to YouTube **every minute**

Over 500 million hours of video surveillance collected **every day**




*Energy limited due  
to battery capacity*

*Power limited due  
to heat dissipation*

Need energy-efficient pixel processing!


## Next-Generation Video Coding (Compress Pixels)



Ultra-HD

**Goal:** Increase coding efficiency, speed and energy-efficiency

## Energy-Efficient Computer Vision & Deep Learning (Understand Pixels)



Recognition



Self-Driving Cars




AI

**Goal:** Make computer vision as ubiquitous as video coding

# Features for Object Detection/Classification


- **Hand-crafted features**
  - Histogram of Oriented Gradients (HOG)
  - Deformable Parts Model (DPM)
- **Trained features (using machine learning)**
  - Deep Convolutional Neural Nets (DCNN)



## HOG

Rigid Template  
based on edges


[Dalal, CVPR 2005]  
*Cited by 14500*



## DPM

Flexible Template  
based on edges

[Felzenszwalb, PAMI 2010]  
*Cited by 4063*



## DCNN



High level  
Abstraction

[Krizhevsky, NIPS 2012]  
*Cited by 4843*




# Typical Constraints on Video Coding

- **Area cost**
  - Memory Size 100-500kB
- **Power budget**
  - < 1W for smartphones
- **Throughput**
  - Real-time 30 fps
- **Energy**
  - ~1nJ/pixel



MIT Object  
Detection Chip  
[VLSI 2016]  
[\[paper\]](#)

## Energy




# Eyeriss: Energy-Efficient Hardware for DCNNs

Yu-Hsin Chen, Tushar Krishna, Joel Emer, Vivienne Sze, ISSCC 2016 [[paper](#)] / ISCA 2016 [[paper](#)]



# Increased Accuracy with Deep Learning

## ImageNet Top 5 Classification Error (%)




**Deep Learning requires significantly more computation than previous approaches**

# Human or *Superhuman* Accuracy Level

- Face recognition


- Deep learning accuracy (97.25%) vs. Human accuracy (97.53%)



[Yaniv et al., CVPR 2014]

- Fine grained category recognition (e.g. dogs, monkeys, snakes, birds)

- Deep learning errors: 7 vs. Human errors: 28



120 species of dogs

[O. Russakovsky et al., IJCV 2015]



# AlphaGo using Deep Learning




Go is exponentially more complex than chess  
( $10^{170}$  legal positions)


Google's AlphaGo, a computer algorithm, beat Go world champion Lee Sedol 4 to 1

# Deep Convolutional Neural Networks



Modern *deep* CNN: up to **1000** CONV layers



# Deep Convolutional Neural Networks



# Deep Convolutional Neural Networks





**Convolutions** account for more than 90% of overall computation, dominating **runtime** and **energy consumption**




# High-Dimensional CNN Convolution


Input Image (Feature Map)




# High-Dimensional CNN Convolution



# High-Dimensional CNN Convolution




# High-Dimensional CNN Convolution



**Sliding Window Processing**




# High-Dimensional CNN Convolution




**Many Input Channels (C)**

# High-Dimensional CNN Convolution



# High-Dimensional CNN Convolution




# Large Sizes with Varying Shapes

## AlexNet<sup>1</sup> Convolutional Layer Configurations


Layer	Filter Size (R)	# Filters (M)	# Channels (C)	Stride
1	11x11	96	3	4
2	5x5	256	48	1
3	3x3	384	256	1
4	3x3	384	192	1
5	3x3	256	192	1

Layer 1




34k Params  
105M MACs

Layer 2



307k Params  
224M MACs

Layer 3




885k Params  
150M MACs

# Properties We Can Leverage

- Operations exhibit **high parallelism**  
→ **high throughput** possible

# Properties We Can Leverage

- Operations exhibit **high parallelism**  
→ **high throughput** possible
- Memory Access is the Bottleneck




\* multiply-and-accumulate



# Properties We Can Leverage

- Operations exhibit **high parallelism**  
→ **high throughput** possible
- Memory Access is the Bottleneck




Worst Case: all memory R/W are **DRAM** accesses


- Example: AlexNet [NIPS 2012] has **724M** MACs  
→ **2896M** DRAM accesses required

# Properties We Can Leverage


- Operations exhibit **high parallelism**  
→ **high throughput** possible
- **Input data reuse** opportunities (up to 500x)  
→ exploit **low-cost memory**



**Convolutional  
Reuse**  
(pixels, weights)




**Image  
Reuse**  
(pixels)




**Filter  
Reuse**  
(weights)

# Highly-Parallel Compute Paradigms

## Temporal Architecture (SIMD/SIMT)



## Spatial Architecture (Dataflow Processing)



# Advantages of Spatial Architecture

Temporal Architecture  
(SIMD/SIMT)

## Efficient Data Reuse


Distributed local storage (RF)

## Inter-PE Communication


Sharing among regions of PEs

Processing  
Element (PE)

0.5 – 1.0 kB




Spatial Architecture  
(Dataflow Processing)




# How to Map the Dataflow?

## CNN Convolution




?



## Spatial Architecture (Dataflow Processing)

### Memory Hierarchy



**Goal:** Increase reuse of input data  
(weights and pixels) and local  
partial sums accumulation



# Energy-Efficient Dataflow

Yu-Hsin Chen, Joel Emer, Vivienne Sze, ISCA 2016 [[paper](#)]


**Maximize data reuse and accumulation at RF**



# Data Movement is Expensive



**Maximize data reuse at lower levels of hierarchy**




- **Minimize weight** read energy consumption
  - maximize convolutional and filter reuse of weights

• **Examples:**


[Chakradhar, *ISCA* 2010] [nn-X (NeuFlow), *CVPRW* 2014]  
 [Park, *ISSCC* 2015] [Origami, *GLSVLSI* 2015]

# Output Stationary (OS)



- Minimize **partial sum** R/W energy consumption
  - maximize local accumulation
- Examples:
  - [Gupta, *ICML* 2015]                      [ShiDianNao, *ISCA* 2015]
  - [Peemen, *ICCD* 2013]

# No Local Reuse (NLR)




- Use a **large global buffer** as shared storage
  - Reduce **DRAM** access energy consumption
- **Examples:**



[DianNao, *ASPLOS* 2014] [DaDianNao, *MICRO* 2014]

[Zhang, *FPGA* 2015]

# Row Stationary: Energy-efficient Dataflow





# 1D Row Convolution in PE









# 1D Row Convolution in PE



# 1D Row Convolution in PE




# 1D Row Convolution in PE




# 1D Row Convolution in PE



- Maximize row **convolutional reuse** in RF
  - Keep a **filter** row and **image** sliding window in RF
- Maximize row **psum** accumulation in RF



# 2D Convolution in PE Array




# 2D Convolution in PE Array






# 2D Convolution in PE Array



$$\begin{bmatrix} \color{green} \square & \color{green} \square \\ \color{green} \square & \color{green} \square \\ \color{green} \square & \color{green} \square \end{bmatrix} * \begin{bmatrix} \color{blue} \square & \color{blue} \square & \color{blue} \square \\ \color{blue} \square & \color{blue} \square & \color{blue} \square \\ \color{blue} \square & \color{blue} \square & \color{blue} \square \\ \color{blue} \square & \color{blue} \square & \color{blue} \square \end{bmatrix} = \begin{bmatrix} \color{red} \square & \color{red} \square \\ \color{red} \square & \color{red} \square \\ \color{red} \square & \color{red} \square \end{bmatrix}$$

$$\begin{bmatrix} \color{green} \square & \color{green} \square \\ \color{green} \square & \color{green} \square \\ \color{green} \square & \color{green} \square \end{bmatrix} * \begin{bmatrix} \color{blue} \square & \color{blue} \square & \color{blue} \square \\ \color{blue} \square & \color{blue} \square & \color{blue} \square \\ \color{blue} \square & \color{blue} \square & \color{blue} \square \\ \color{blue} \square & \color{blue} \square & \color{blue} \square \end{bmatrix} = \begin{bmatrix} \color{red} \square & \color{red} \square \\ \color{red} \square & \color{red} \square \\ \color{red} \square & \color{red} \square \end{bmatrix}$$

# 2D Convolution in PE Array




$$\begin{bmatrix} \color{green} \blacksquare & \color{green} \blacksquare \\ \color{green} \blacksquare & \color{green} \blacksquare \end{bmatrix} * \begin{bmatrix} \color{blue} \blacksquare & \color{blue} \blacksquare & \color{blue} \blacksquare \\ \color{blue} \blacksquare & \color{blue} \blacksquare & \color{blue} \blacksquare \\ \color{blue} \blacksquare & \color{blue} \blacksquare & \color{blue} \blacksquare \end{bmatrix} = \begin{bmatrix} \color{red} \blacksquare & \color{red} \blacksquare \\ \color{red} \blacksquare & \color{red} \blacksquare \end{bmatrix}$$

$$\begin{bmatrix} \color{green} \blacksquare & \color{green} \blacksquare \\ \color{green} \blacksquare & \color{green} \blacksquare \end{bmatrix} * \begin{bmatrix} \color{blue} \blacksquare & \color{blue} \blacksquare & \color{blue} \blacksquare \\ \color{blue} \blacksquare & \color{blue} \blacksquare & \color{blue} \blacksquare \\ \color{blue} \blacksquare & \color{blue} \blacksquare & \color{blue} \blacksquare \end{bmatrix} = \begin{bmatrix} \color{red} \blacksquare & \color{red} \blacksquare \\ \color{red} \blacksquare & \color{red} \blacksquare \end{bmatrix}$$


$$\begin{bmatrix} \color{green} \blacksquare & \color{green} \blacksquare \\ \color{green} \blacksquare & \color{green} \blacksquare \end{bmatrix} * \begin{bmatrix} \color{blue} \blacksquare & \color{blue} \blacksquare & \color{blue} \blacksquare \\ \color{blue} \blacksquare & \color{blue} \blacksquare & \color{blue} \blacksquare \\ \color{blue} \blacksquare & \color{blue} \blacksquare & \color{blue} \blacksquare \end{bmatrix} = \begin{bmatrix} \color{red} \blacksquare & \color{red} \blacksquare \\ \color{red} \blacksquare & \color{red} \blacksquare \end{bmatrix}$$

# Convolutional Reuse Maximized




**Filter rows** are reused across PEs **horizontally**

# Convolutional Reuse Maximized




**Image rows** are reused across PEs **diagonally**

# Maximize 2D Accumulation in PE Array



**Partial sums** accumulate across PEs **vertically**

# CNN Convolution – The Full Picture



Multiple **images**:



Multiple **filters**:



Multiple **channels**:



Map rows from **multiple images**, **filters** and **channels** to same PE to exploit other forms of reuse and local accumulation

# Evaluate Reuse in Different Dataflows


- **Weight Stationary**
  - Minimize movement of filter weights
- **Output Stationary**
  - Minimize movement of partial sums
- **No Local Reuse**
  - Don't use any local PE storage. Maximize global buffer size.
- **Row Stationary**

# Evaluate Reuse in Different Dataflows


- **Weight Stationary**
  - Minimize movement of filter weights
- **Output Stationary**
  - Minimize movement of partial sums
- **No Local Reuse**
  - Don't use any local PE storage. Maximize global buffer size.
- **Row Stationary**

## Evaluation Setup

- Same Total Area
- AlexNet
- 256 PEs
- Batch size = 16




## Normalized Energy Cost\*






# Dataflow Comparison: CONV Layers



RS uses **1.4× – 2.5× lower energy** than other dataflows

# Dataflow Comparison: CONV Layers




RS optimizes for the best **overall** energy efficiency

# Energy-Efficient Accelerator

Yu-Hsin Chen, Tushar Krishna, Joel Emer, Vivienne Sze, ISSCC 2016 [[paper](#)]



**Exploit data statistics**

# Eyeriss Deep CNN Accelerator




# Data Compression Saves DRAM BW

Apply Non-Linearity (**ReLU**) on Filtered Image Data




# Zero Data Processing Gating

- Skip PE local **memory access**
- Skip MAC **computation**
- Save PE processing power by 45%



# Chip Spec & Measurement Results<sup>1</sup>

<b>Technology</b>	TSMC 65nm LP 1P9M
<b>On-Chip Buffer</b>	108 KB
<b># of PEs</b>	168
<b>Scratch Pad / PE</b>	0.5 KB
<b>Core Frequency</b>	100 – 250 MHz
<b>Peak Performance</b>	33.6 – 84.0 GOPS
<b>Word Bit-width</b>	16-bit Fixed-Point
<b>Natively Supported CNN Shapes</b>	Filter Width: 1 – 32 Filter Height: 1 – 12 Num. Filters: 1 – 1024 Num. Channels: 1 – 1024 Horz. Stride: 1–12 Vert. Stride: 1, 2, 4



AlexNet: For 2.66 GMACs [8 billion 16-bit inputs (**16GB**) and 2.7 billion outputs (**5.4GB**)], only requires **208.5MB** (buffer) and **15.4MB** (DRAM)


# Comparison with GPU

	<i>This Work</i>	<b>NVIDIA TK1 (Jetson Kit)</b>
<b>Technology</b>	65nm	28nm
<b>Clock Rate</b>	200MHz	852MHz
<b># Multipliers</b>	168	192
<b>On-Chip Storage</b>	Buffer: 108KB Spad: 75.3KB	Shared Mem: 64KB Reg File: 256KB
<b>Word Bit-Width</b>	16b Fixed	32b Float
<b>Throughput<sup>1</sup></b>	34.7 fps	68 fps
<b>Measured Power</b>	278 mW	Idle/Active <sup>2</sup> : 3.7W/10.2W
<b>DRAM Bandwidth</b>	127 MB/s	1120 MB/s <sup>3</sup>

1. AlexNet Convolutional Layers Only
2. Board Power
3. Modeled from [Tan, SC11]



# Demo of Image Classification on Eyeriss



<https://vimeo.com/154012013>

Integrated with BVLC Caffe DL Framework


# Summary of Eyeriss Deep CNN

- **Eyeriss: a reconfigurable** accelerator for state-of-the-art deep CNNs **at below 300mW**
- Energy-efficient **dataflow to reduce data movement**
- **Exploit data statistics** for high energy efficiency
- **Integrated** with the **Caffe DL framework** and demonstrated an image classification system

# Features: Energy vs. Accuracy

*Exponential*

Energy/  
Pixel (nJ)



*Measured in 65nm\**

- [Suleiman, VLSI 2016]
- [Chen, ISSCC 2016]

*\* Only feature extraction. Does not include data, augmentation, ensemble and classification energy, etc.*

**Accuracy (Average Precision)**

*Measured in on VOC 2007 Dataset*

- DPM v5 [Girshick, 2012]
- Fast R-CNN [Girshick, CVPR 2015]

# Acknowledgements

This work is funded by the DARPA YFA grant, MIT Center for Integrated Circuits & Systems, and a gift from Intel.

More info about **Eyeriss** and  
**Tutorial on DNN Architectures** at  
<http://eyeriss.mit.edu>



More info about research in the **Energy-  
Efficient Multimedia Systems Group @ MIT**  
<http://www.rle.mit.edu/eems>



Follow @eems\_mit

for updates